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Abstract—In technology mapping, enumeration of subcircuits
or cuts to be replaced by a standard cell is an important step
that decides both the quality of the solution and execution speed.
In this work, we view cuts as set of edges instead of as set
of nodes and based on it, provide a classification of cuts. It is
shown that if enumeration is restricted to a subclass of cuts called
unidirectional cuts, the quality of solution does not degrade. We
also show that such cuts are equivalent to a known class of cuts
called strong line cuts first proposed in [14]. We propose an
efficient enumeration method based on a novel graph pruning
algorithm that utilizes network flow to approximate minimum
strong line cut. The runtimes for the proposed enumeration
method are shown to be quite practical for enumeration of a
large number of cuts.
I. INTRODUCTION
TECHNOLOGY mapping (TM) is a process of transform-ing a generic Boolean network, which is a network con-
sisting of primitive gates (e.g. AND/OR), into an equivalent
mapped network, that consists of a network of cells from a
given technology library. Depending on the target implemen-
tation, the library cells can correspond to either lookup tables
(LUT) in the case of an FPGA, or to a pre-designed set of
standard cells in the case of an ASIC. The measures of delay,
power, area, or some combination of them serve as an objective
function to optimize during the transformation process.
TM is formalized as a graph covering problem. A given
Boolean network is represented as a directed acyclic graph
(DAG) G = (V,E), which is referred to as the subject graph.
The cells in the library, being single output Boolean functions,
are also represented by DAGs, and each is referred to as
a pattern graph. A feasible solution of TM is a complete
covering of the subject graph with one or more of the pattern
graphs (see Figure 1). A core step in this process is to identify
a subgraph in the subject graph to match with one or more
pattern graphs. In the structural approach to TM [24], the
selection of subgraphs is achieved by computing a cut.
The recent works on structural approaches to TM [4], [7],
[16], [19] are based on a particular type of a cut, called
minimal node-cut. A node-cut Cv associated with a node
v ∈ V is a subset of nodes in the transitive fanin cone of
v such that every path from the primary inputs to v includes a
node in Cv . Note that in the existing literature, the definition of
a node-cut restricts it to be minimal, i.e., no proper superset of
This research is supported by NSF PFI award no. 1237856 and NSF FRP
award no. 1230401.
a node cut is a legal node cut. In this article we will explicitly
refer to a minimal node cut, if that is the case. By definition,
A k-feasible minimal node cut of a node v is a minimal node
cut of cardinality k [4].
A cut together with a node v defines a single-sink subgraph
that is either directly mappable onto a k-input LUT in the
case of an FPGA, or constitutes a match candidate for a NPN-
equivalent standard cell, for an ASIC design, provided such
an entity exists in the given library. In the literature k-feasible
node cuts are usually simply referred as k-feasible cuts as no
other type of cut is usually considered for technology mapping
[4], [7], [16], [19].
In Figure 1, associated with node G0, the sets {G6, G7},
and {G6, G8} are 2-feasible minimal node cuts, whereas
{G2, G5, G7} is a 3-feasible minimal node cut. When the
cut {G6, G7} is selected, the actual subgraph replaced by a
cell in TM consists of gates {G8, G0}. Similarly, when the
cut {G2, G5, G7} is chosen the subcircuit consisting of gates
{G8, G6, G0} is replaced.
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Fig. 1: a) A covered Boolean network. b) Its graph represen-
tation. c) The network mapped on the library gates.
A node may have many associated k-feasible node cuts,
which result in different coverings. In TM, the quality of
a covering is usually taken to be the delay of the critical
path, and/or the total area of the mapped circuit. Hence, to
evaluate the quality of the complete covering, cuts also need
to be evaluated. The quality of a cut is typically a combined
measure of the subcircuit that will be replaced by a library
cell and the subcircuit that feeds that cell. Since neither of
ar
X
iv
:1
60
3.
07
37
1v
1 
 [c
s.D
S]
  2
3 M
ar 
20
16
2these can be evaluated without knowing the cut, enumeration
of cuts is a core task in TM. Consequently, there has been
a significant amount of effort devoted to the development of
efficient algorithms for enumerating k-feasible node cuts [4],
[5], [16], [22].
While structural technology mapping turned out to be very
successful, minimal node cuts bear some bias that eventually
limits the number of possible matches. As demonstrated in
[18], this may result in excluding many feasible, high quality
matches from the evaluation. The authors of [18] address this
problem by constructing so-called supergates i.e. single output
networks of library gates that are added to the library in order
to increase the number of matches. This demonstrates that
enhancing a match space could yield significant benefits for
structural technology mapping.
Existing work on TM focuses on minimal node cuts. How-
ever, including non-minimal node cuts can increase substan-
tially increase the possible matches. Consider Figure 2. The
node cut C = {a, b, x, d} is not minimal since {a, b, d} is
also a (minimal) node cut. However C corresponds to the
function ab + x + d. This happens to be a linearly separable
(threshold) function, which would never be found by any cut
enumerator that enumerates only minimal node cuts. Another
representation of a cut, based on edges, is called a line cut,
which includes both minimal and non-minimal node cuts.
Definition 1: (a) A line cut is a minimal set of directed
edges in a single sink DAG which when removed,
eliminates all paths from any of source (primary input)
to the sink i.e. produces an “S-T bipartition”.
(b) A line cut is k-feasible if its cardinality (number of
edges) is k or smaller.
(c) A line cut is called a strong line cut [14] if no two edges
in the line cut are on the same directed path.
Note that line cuts and node cuts are simply two repre-
sentations of same entity, and either form can be converted
into other. They both partition the nodes of the DAG into two
mutually exclusive sets S and T . In such an S-T partition,
the set S of nodes must contain primary inputs and T must
contain the sink node v.
Fig. 2: (a) Unidirectional node cut denoted as {a, b, x, d} (b)
Bidirectional node cut denoted by {a, b}
Figure 2 a) shows a line cut consisting of edges
{(x, z), (a, y), (b, y), (d,w)}. The node cut corresponding to
this line cut is C = {a, b, x, d}, which is not minimal. Since
minimal and non-minimal node cuts are useful, it appears that
line cuts are the cuts that should be enumerated. A cut can
also be classified as being unidirectional or bidirectional. It is
unidirectional if all the edges between S and T originate in
S and terminate in T . Otherwise it is bidirectional.
In Figure 2(a) the line cut {(x, z), (a, y), (b, y), (d,w)}
(corresponding node cut being C = {a, b, x, d}) generates
S = {a, b, c, d, e, x}, and T = {y, z, w}, and is unidirectional.
In Figure 2(b), the line cut {(a, c), (b, g)} (corresponding
node cut is {a, b}) has S = {a, b} and T = {c, g}, and is
bidirectional since (b, g) is a “forward edge” and (c, b) is a
“backward edge”. Note also that the minimal node cut {a, b, d}
would identify ab + a′b′ + d as a function to be replaced by
some cell from the library. However this is neither a member
of any well defined class of functions, e.g. threshold functions,
nor it is a function that would be in a typical cell library. Thus,
minimal cuts are not always the most useful or desirable. In
addition, we show that bidirectional cuts are not necessary
and discarding them does not degrade quality of TM with
regard to critical path delay. Thus we need only enumerate
unidirectional node cuts (minimal or non-minimal).
We establish a one-to-one correspondence between unidirec-
tional nod cuts and strong line cuts [14]. This correspondence
is important because there exists a well established relation
between strong line cuts in a DAG and independent sets in
its corresponding line dependency graph (LDG) [14]. This
allows for construction of efficient strong line cut enumeration
techniques based on enumeration of independent sets. Since
the latter is a problem well researched in computational
graph theory, techniques exist that can be directly applied
to enumerating line cuts by enumerating independent sets.
Figure 3 shows classification of cuts and their relationships.
The proposed technique for enumerating strong line cuts was
used in [15] to find threshold functions in a logic circuit.
Line cuts
Minimal node cuts Non-Minimal node cuts
Bidirectional Unidirectional Unidirectional Bidirectional
Strong line cuts
Conventionally 
enumerated
Discardable set
Fig. 3: Classification of cuts and their relationships
The main contributions of this article include:
• Introduction of unidirectional node cuts and a proof
showing that restricting the cut space to only unidirec-
tional node cuts does not degrade the quality of mapping
for delay.
• Establishing the equivalence unidirectional node cuts and
strong line cuts.
• An efficient k-feasible strong line cut enumeration algo-
rithm based on the relationship between a DAG and its
LDG.
• A general framework and the specific implementation
of a pruning technique for k-feasible strong line cut
enumeration.
• An efficient implicit representation of bounded size MISs
of a graph that allows for both unconstrained and con-
3strained enumeration of such MISs.
II. RELATED WORK
The importance of cut computation in TM for FPGAs was
first identified by the Cong et al. [5]. They developed a
novel and elegant network flow based algorithm that directly
identified a single, depth-optimal, k-feasible node cut, without
enumerating cuts. Later, Pan et al. [21], [22] developed an
efficient algorithm for enumerating cuts that avoided the large
computational requirements of network flow. More recently,
Ling et. al [16] developed a novel scheme for implicitly
encoding cuts using Binary Decision Diagrams (BDD). This
representation allowed for extraction of cuts when the value
of a cut could be computed recursively. However, the authors
admit that BDD approach is not very well suited for cut
enumeration since non-cuts, which dominate cuts, are also
implicitly included and need to be pruned during enumeration.
Finding a computationally efficient way of encoding and
enumerating cuts is of fundamental importance to technology
mapping. Recently Takata et al. [25] proposed a top-down
scheme for the procedure of [22] and demonstrated speed-
ups of 3x-8x for larger k = 8, 9. Unfortunately, since the
number of cuts of size at most k is of O(nk), cut enumeration
algorithms inherently suffer from poor scalability. To alleviate
this problem, techniques for ranking and pruning of cuts were
first proposed by Cong et al. in [7]. The basic observation
of this work is that for certain optimization objectives it is
possible to narrow the search down efficiently and extract
depth-maximal or area-minimal cuts directly. Similar ideas,
referred to as priority cuts, were proposed by Mischenko et al.
in [19], where appropriate seeding of the procedure from [22]
assured enumeration of only O(n2) priority cuts instead of
O(nk) cuts. These can be further sorted by quality, and pruned.
An alternative approach to pruning was proposed by Chatterjee
et al. in [4] where they introduced hierarchical partitioning
of the cut space based on a novel concept that is similar
to algebraic factorization. The authors showed that while
complete factorization may still suffer from poor scalability,
partial factorization of the cut space could yield good, practical
solutions with very short runtimes. Takata [25] proposed a
partial enumeration scheme that enumerates only a subset
called label cuts. The scheme improves scalability of cut
enumeration and guarantees to maintain the circuit’s depth, at
the expense of small increase in the estimated network area.
All the works identified above, and many others have
demonstrated that structural technology mapping, the core of
which involves cut enumeration, leads to far superior solutions
than the traditional graph/tree matching based algorithms. Cut
enumeration has also found uses in related applications such
as re-synthesis through rewriting [17], application specific
instruction set extension generation/optimization [6], hard-
ware/software co-design [23], model checking in verification
[3], and SAT problem preprocessing for simplification [10].
The use of a line dependency graph (LDG) derived from
a DAG was proposed by Kagaris et al. [14] to compute
the maximum strong cut in a circuit for the purpose of
delay testing. Based on the observation that an LDG is a
transitively-oriented graph, hence a comparability graph [13],
they provide an efficient and elegant algorithm that computes
a maximum independent set of the LDG using network flow.
This set represents a maximum strong cut in the corresponding
DAG. While their approach generated interest in the area of
delay-testing, we will demonstrate that there is still greater
opportunity for further exploration and exploitation of the
DAG/LDG duality for strong cut enumeration.
III. STRONG LINE CUTS
We now describe the relation between DAGs and their
corresponding line dependency graphs (LDG). An LDG is
an undirected graph derived from a DAG that encodes the
transitive dependencies between DAG edges [14]. Each edge
e of the DAG has a corresponding node v in the LDG.
Two nodes of an LDG are connected if and only if their
corresponding lines in the DAG are transitively dependent,
i.e., there exists a path in the DAG from any source to any
sink that contains both edges. Consequently, if an edge in
DAG is transitively dependent on another edge, by definition
the corresponding nodes in LDG will be neighbors. Since
LDGs are by definition transitively oriented, they are also
comparability graphs [13].
An independent set (IS) in a graph G(V,E) is a set S
of vertices no two of which share an edge. A maximal
independent set (MIS) is an independent set which is not a
proper subset of any other independent set in the graph.
Lemma 1: (From [14]) A strong line cut of a DAG forms
a maximal independent set (MIS) in its corresponding LDG.
Fig. 4 illustrates the relation between DAGs and LDGs
established by Lemma 1, on an example that we will use
throughout this article for illustration. The direct consequence
of this lemma is that enumerating all k-feasible strong line
cuts in a DAG is equivalent to enumerating all maximal
independent sets of size ≤ k in the LDG.
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Fig. 4: a) a DAG with strong cuts annotated. b) The corre-
sponding maximal independent sets in LDG.
A. Relationship between unidirectional node cuts and strong
line cuts
In this section, we show the equivalence between unidirec-
tional node cuts and strong line cuts. We also establish the
fact that if the cut space is restricted to unidirectional node
cuts then the quality of technology mapping for minimizing
delay remains same.
In the following we restrict the DAG to be a transitive fan-
in cone of some gate in a circuit, since in TM only transitive
4Fig. 5: a) Classification of edges in a bidirectional cut b) Replication after TM, (c) Classification of edges in corresponding
unidirectional cut.
fan-in cones of gates/nodes are considered for enumerating
cuts. v refers to the root node whose transitive fan-in cone is
being considered.
Lemma 2: A strong line cut corresponds to a unidirectional
set of edges crossing an S − T partition.
Proof: For an arbitrary node u ∈ S, there exists a path
u  v. This is straightforward from the definition of DAG
considered here which is the transitive fan-in cone of the node
v. Assume that the S − T partition corresponding to a strong
line cut Cv is bidirectional, i.e., there exists a directed edge
(p, q) such that p ∈ T and q ∈ S. Then for some x ∈ S and
y ∈ T , (x, y) ∈ Cv , there must exist a path x→ y  p. Since
edge (p, q) exists, there must exist a path x → y  p → q.
Since q ∈ S, the root node v must be reachable from q through
another edge in the cut Cv , say (r, s). Therefore we have a
complete path that looks like x→ y  p→ q  r → s v.
Note that edges (x, y) and (r, s) both belong to the cut. This is
clearly a contradiction, since no two lines in the cut Cv should
lie on same path. Also (x, y) 6= (r, s) because that would lead
to a directed cycle x → y  p → q  x in the directed
acyclic graph under consideration.
Conversely, assume a unidirectional node cut in which all
the edges are from S to T , and suppose the corresponding
line cut is not a strong line cut. Then there must exist at least
edges e1 = (x, y) and e2 = (u,w) in the line cut that are
on the same path to node v (the output). Assume e1 precedes
e2 in the path. By definition of a S − T partition, x ∈ S,
y ∈ T , u ∈ S and w ∈ T . However, since y  u, we have an
edge starting from T and ending in S, which contradicts the
assumption that it is a unidirectional node cut.
Lemma 2 confirms that a strong line cut must be unidirec-
tional and a unidirectional cut must be a strong line cut. Note
that the cardinality of a strong line cut and the unidirectional
node cut can be different. The reason we convert back from a
strong line cut to a node cut (which is unidirectional) is that
eventually a node cut is what is mapped onto a cell. A node
cut form of a line cut would always require smaller library cell
whether mapping is done using standard Boolean functions or
threshold functions.
Next we show that restricting node cuts to unidirectional
node cuts will not increase the critical path delay when that is
the objective function being minimized by TM. Note that in
TM, the delay of path is the sum of the delays of gates in the
path. We show that the set of paths to the output node v in
a bidirectional cut is the same as those in the corresponding
unidirectional cut.
Figure 5(a) shows a classification of the edges in a bidirec-
tional cut. T = X∪Y , where X is the set of logic cones (node
and all nodes in its fanin cone) whose output has a directed
edge to some node in S, and Y is the set of nodes with no
paths to S. Note v ∈ Y . TM would replicate X in S and then
replace T with some appropriate cell in the library. This is
depicted in Figure 5(b). Four types of edges can be identified
in the S − T partition: (1) E1 are edges from S to X , (2) E2
are edges from X to S, (3) E3 are edges from S to Y , and
(4) E4 are edges from X to Y .
Now a path from input node in S to the output node v ∈ T
can be one three types:
1) S© E1=⇒ X E4=⇒ Y =⇒ v.
2) S© E2=⇒ S E3=⇒ Y =⇒ v.
3) S© E3=⇒ Y =⇒ v.
Note that every one of the above paths (sequence of nodes)
in the graph of Figure 5(a) also exists in the graph shown
in Figure 5(b). Now consider the corresponding unidirectional
cut shown in Figure 5(c). Every path that exists in Figure 5(a)
also exists in Figure 5(c), and visa versa. This shows that there
is no disadvantage to retaining only unidirectional cuts.
IV. CUT ENUMERATION
Enumerating MISs is a key step in many computational
graph theory problems [1], [2], [11]. In TM, because there
is a fixed library of functions, MIS enumeration needs to be
restricted to sets of size ≤ k. Without any restrictions, the
number of MISs in arbitrary graphs grows exponentially in the
size of the graph [2]. However, in TM, the size k of the MIS is
bounded above by some constant, and independent of n, which
is the size of the graph. Therefore the number of MISs of size
≤ k is ≤ nk. A brute force approach in which all subsets
of size ≤ k are examined and those that are not an MIS are
discarded, is not practical for even realistic values of n and k.
Existing algorithms exploit specific properties of small MISs
to facilitate enumeration [11]. We now describe a method that
can significantly speedup existing MIS enumeration algorithms
by pruning away many MISs that will not be part of the final
solution.
A. MIS pruning
The LDG of a DAG encodes MISs, many of which have
sizes > k. The basic idea in the pruning algorithm is to
5(efficiently) transform an LDG into a new, smaller, and denser
graph G′ which contains all the MISs of size ≤ k of the
original LDG, and as few other (parasitic) MISs as possible.
The objective is to construct a transformation which is compu-
tationally efficient and would significantly reduce the runtime
of enumeration.
The graph G′ to be constructed must satisfy the following
conditions: every vertex v of G′ as well as every disconnected
pair of vertices in G′ must independently be a part of some
MIS of size ≤ k of the original graph G. This condition
translates into two steps of the pruning algorithm. In the first
step, for each vertex v we attempt to determine the size of the
smallest MIS to which v belongs. If this MIS is of size ≤ k
then v is included in G′. The second step decides if any two
disconnected vertices in G may safely share an edge in G′,
implying that they will not be part of any MIS. Again for each
pair of disconnected vertices (u, v) we attempt to determine
the size of the smallest MIS containing both of the vertices.
If such MIS is of size > k then an edge (u, v) is added to G′.
This is the key step in the of following pruning algorithm.
Input: A DAG D(VN , EN ), An LDG G = (V,E) and
an integer k
Output: Graph G′ = (V ′, E′) characterized above
dl = Φ, el = Φ;
for vertex v in G do
λ = Min-MIS(D,G, v);
if λ > k then
dl = dl
⋃
v;
end
end
for disconnected pair (u, v) in G such that u /∈ dl and
v /∈ dl do
λ = Min-MIS(D,G, u, v);
if λ > k then
el = el
⋃
(u, v);
end
end
E′ = E
⋃
el;
V ′ = V − dl;
return G′(V ′, E′);
Algorithm 1: Algorithm to prune MISs of an LDG
There is no known polynomial procedure to compute the
size of the smallest MIS that contains a given vertex or
a pair of vertices for comparability graphs [9]. Hence we
approximate the size of the minimum MIS containing a vertex
v or a pair of vertices (u, v) of a given LDG by exploiting the
duality between MISs in LDGs and strong line cuts in DAGs.
The minimum MIS in an LDG is the minimum strong cut
in the DAG. We use this fact to approximate the minimum
MIS size in an LDG by means of a flow computation in its
corresponding DAG.
It is well known that a minimum s-t cut (min-cut) is
equivalent to the maximum flow the sink t receives from the
source s [8], [12]. The size of a cut is a sum of capacities
of edges involved in it. If unit edge capacities are assigned,
then the size of a cut is equivalent to number of edges. We
note that an edge with a capacity of ∞ can never be part
of a finite size cut. The size of the minimum MIS in an
LDG containing a vertex v or a pair of vertices (u, v) is
approximated by computing the min-cut in the DAG with unit
edge capacities. The procedure (Alg. 2) assigns a capacity of
∞ to the dependent lines of the given line (e.g. corresponding
to node v) and a capacity of 1 to all other lines. The capacities
of edges attached to s and t are always ∞. This is because
a min-cut must consist of circuit lines only. Finally it returns
the size of the minimum s-t cut of the network (λ).
Input: A DAG D(VN , EN ), LDG G and a line v
Output: Approximate size of minimum MIS (strong cut)
containing v
for u in G do
capacity[u] = 1;
end
for neighbor w of v in G do
capacity[w] =∞;
end
return Min-cut(D,capacity);
Algorithm 2: Min-MIS procedure for single edge in DAG
Lemma 3: Let Smin be the minimum strong cut containing
line v. Let λ be the size of a min-cut of the network with
capacities modified based on line v. Then λ ≤ |Smin|.
Proof: The Min-MIS procedure never assigns a capacity
of ∞ to any line l ∈ Smin. Thus |Smin| is finite. It
immediately follows that Smin is an arbitrary s-t cut, and
cannot be smaller than the min-cut of the network.
Lemma 3 states that the size of the minimum strong cut is
guaranteed to be greater than or equal to the size of a min-
cut. Hence if the result of Min-MIS is > k then the size of
a minimum strong cut is also > k. Consequently, the vertex
in G for which Min-MIS was computed to be > k can be
safely discarded from G′, or an unconnected pair of vertices
for which Min-MIS was computed can be connected in G′.
As an example, consider the LDG in Fig. 4(b), and suppose
we wish to check whether vertex p belongs to an MIS of
size ≤ 2. This is equivalent to determining if line p belongs
to minimum strong cut of size at most 2 in the DAG. We
assign capacities to the edges, as shown in Fig. 6(a). Line p
is assigned a capacity of 1 and its dependent lines, t and v,
are assigned a capacity of ∞. After this, the s-t minimum cut
size (λ) is determined. In this example, it is lines p, q and u,
and its size is 3 — i.e. λ = 3.
Theorem 1: Let S be an MIS in G such that |S| ≤ k. Then
S is also an MIS in G′.
Proof: From Lemma 3 every vertex of S must be present
in G′ and that no edge was added between any two of its
vertices. Thus S is an independent set in G′. Assuming S is
not a MIS in G′, there exists an independent set S′ in G′ such
that S ⊂ S′. It follows that S′ is also an independent set in
G contradicting the fact that S is an MIS in G.
Lemma 4: Pruning algorithm runs in O(n3).
6A B C
ED
F
G
S
1
v
t u
q
r s
u
T
p
t
v
∞ ∞ ∞
∞
1
1
1
1∞
(a) (b)
∞
Fig. 6: a) Formation of s−t Boolean network for determination
of a cut containing line p. b) LDG from Fig. 4 pruned for
k ≤ 2.
Proof: Let n be the number of nodes, m be the number of
edges in DAG. The second for loop in pruning algorithm runs
in O(m2) and dominates the overall complexity. Determining
the min-cut takes O(km) time [8]. Since k ≤ n and is
independent of n, the pruning has fixed complexity of O(m3).
We know that m ≤ ∆n where ∆ is maximum degree found
in the DAG. For most of the circuits with limited fanin (and
fanout) capacities ∆ can be regarded as a small constant
independent of n. Hence the time complexity of the pruning
procedure is O(n3).
As a result of the pruning transformation we perform MIS
enumeration on G′ instead of G. Note that not all MISs in G′
are of size k in G. However, our experiments demonstrate that
using G′ instead of G to enumerate MISs significantly reduces
the enumeration time. In fact, the enumeration runtimes we
observe in our experiments are practical for all of the evaluated
benchmark circuits, suggesting that the approximation of a
Min-MIS used in pruning must be quite accurate.
B. Enumerating MISs
As stated earlier, there are many known MIS enumeration
techniques in computational graph theory. In fact, the choice of
enumeration algorithm is independent of MISs pruning. In our
experiments, we used a recursive procedure that is basically
a simplified form of the algorithm presented in [1]. The idea
is to recursively enumerate MISs that contain a specific node
and then those that do not contain that same node. Once we
designate a node to be part of the MIS, none of its neighbors
can be part of that MIS. Similarly, if a node is not a part of
the MIS, any of its neighbors can be part of the MIS.
Note, that due to the pruning transformation being approx-
imate, G′ may still contain some MISs of size > k. Since we
are interested only in maximal independent sets of size ≤ k,
we simply discard, on the fly, the MISs whose size is greater
than k.
Unfortunately, the number of MISs of a graph increases
exponentially as a function of its size [20]. However in
practice we found that while running it on a pruned graph G′,
enumeration time is dominated by pruning time for sufficiently
small k. Hence, even the simple recursive algorithm that
we used is still efficient. More sophisticated approaches to
enumerate MISs of size ≤ k [1], [11] could be used to
improve runtime for with values of k. Their application on
the transformed graph may further improve total runtimes as
well as scalability of the solution.
C. Results
The procedures described in this article were implemented
in C++ and run on a 2GHz PC with 2 GB of RAM. The results
of these runs are summarized in Table I. We ran the simple cut
enumeration algorithm after pruning the MISs, and enumerated
all cuts in the ISCAS benchmark circuits. The starting point
was an AND-INVERTER Graph (AIG) obtained from [19].
Note that MIS enumeration is not possible with any of the
existing MIS enumeration schemes. In fact, even a graph with
as few as a hundred nodes would not be practical.
The proposed pruning procedure makes it possible to ex-
haustively enumerate large numbers of strong line cuts in
reasonable time. We also evaluated the combined effect of
constraining the cone size and increasing the value of k.
The results demonstrate that for sufficiently small k, line
cut enumeration is dominated by our pruning transformation
and as such is practically polynomial. For larger values of k
however the procedure could however benefit from a more
efficient MIS enumeration procedures.
V. CONCLUSION
In this work, we presented a novel cut enumeration frame-
work that exploits duality between enumerable entities in
DAGs and LDGs. Apart from resource efficient computational
procedure, it also introduces into the area of technology
mapping, the concept of k-feasible strong line cuts (or uni-
directional cuts) that are distinct from conventional node cuts.
The advantages are two-fold. On one hand they are enumerable
with low per-unit computational effort. On the other hand
they potentially open up a new space available to be explored
by the technology mapper without degrading the quality of
the mapping. Line cuts provide choices not available to node
cut based technology mappers. More importantly line cuts
inherently mitigate some of the structural bias of node cuts and
unlike node cuts they guarantee a mappable cut of a circuit.
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